View MP8666DN_7623202.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mp8666 6a, 21v, 600khz step-down converter with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 1 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. the future of analog ic technology description the mp8666 is a monolithic step-down switch mode converter with a built in high-side internal power mosfet and a gate driver for a low-side external mosfet. it achieves 6a continuous output current over a wide input supply range with excellent load and line regulation. current mode operation provides fast transient response and eases loop stabilization. fault condition protection includes cycle-by-cycle current limiting and thermal shutdown. the mp8666 requires a minimum number of readily available standard external components and is available in an 8-pin soic package with exposed pad. features ? wide 4.5v to 21v operating input range ? 6a continuous output current ? 45m ? internal power mosfet switch ? synchronizable gate driver delivers up to 95% efficiency ? fixed 600khz frequency ? synchronizable up to 1.5mhz ? cycle-by-cycle over current protection with hiccup ? thermal shutdown ? output adjustable from 0.8v ? stable with low esr output ceramic capacitors ? available in a thermally enhanced 8-pin soic package applications ? point of load regulator in distributed power system ? digital set top boxes ? personal video recorders ? broadband communications ? flat panel television and monitors for mps green status, please visit mps website under quality assurance. ?mps? and ?the future of analog ic technology? are registered trademarks of monolithic power systems, inc. typical application mp8666 sw bg fb bst 1 4 6 5 2 gnd in vcc en/sync 8 3 7 v out 3.3v c4 100nf 16v m2 v in off on efficiency vs output current 100 95 90 85 80 75 70 65 60 55 50 efficiency (%) 12 45 36 output current (a) v in =12v v in =20v v out =3.3v
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 2 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. ordering information part number* package top marking free air temperature (t a ) MP8666DN soic8e MP8666DN ?40 c to +85 c * for tape & reel, add suffix ?z (e.g. MP8666DN?z); for rohs compliant packaging, add suffix ?lf (e.g. MP8666DN?lf?z) package reference absolute maxi mum ratings (1) supply voltage v in ....................................... 23v v sw .........................-0.3v(-5v for < 10ns) to 24v v bst - v sw ....................................................... 6v all other pins .................................?0.3v to +6v continuous power dissipation (t a = +25c) (2) soic8e...................................................... 2.5w junction temperature ...............................150 c lead temperature ....................................260 c storage temperature.............. ?65 c to +150 c recommended operating conditions (3) supply voltage v in ...........................4.5v to 21v operating temperature............. ?40 c to +85 c thermal resistance (4) ja jc soic8e .................................. 50 ...... 10... c/w notes: 1) exceeding these ratings may damage the device. 2) the maximum allowable power dissipation is a function of the maximum junction temperature t j (max), the junction-to- ambient thermal resistance ja , and the ambient temperature t a . the maximum allowable continuous power dissipation at any ambient temperature is calculated by p d (max)=(t j (max)- t a )/ ja . exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. internal thermal shutdown circuitry protects the device from permanent damage. 3) the device is not guaranteed to function outside of its operating conditions. 4) measured on jesd51-7, 4-layer pcb. sw bst vcc bg in en/sync fb gnd 1 2 3 4 8 7 6 5 top view exposed pad on backside
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 3 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. electrical characteristics v in = 12v, t a = +25 c, unless otherwise noted. parameters symbol condition min typ max units feedback voltage v fb 4.5v v in 21v 0.788 0.808 0.828 v feedback current i fb v fb = 0.8v 10 na switch on resistance (5) r ds(on) 45 m ? switch leakage v en = 0v, v sw = 0v 0 10 a current limit (5) 7.5 8.0 a oscillator frequency f sw v fb = 0.6v 400 600 800 khz fold-back frequency v fb = 0v 60 150 240 khz maximum duty cycle v fb = 0.6v 85 90 % minimum on time (5) t on 100 ns under voltage lockout threshold rising v cc_uvlo 3.9 4.1 4.3 v under voltage lockout threshold hysteresis 880 mv en input low voltage 0.4 v en input high voltage 1.2 v v en = 2v 2 en input current v en = 0v 0 a sync frequency range (low) f syncl 300 khz sync frequency range (high) f synch 1.5 mhz enable turnoff delay t off 5.0 us supply current (shutdown) v en = 0v 1 10 a supply current (quiescent) v en = 2v, v fb = 1v 0.9 1.1 ma thermal shutdown t j 150 c thermal shutdown hysteresis 10 c bg driver bias supply voltage v cc 4.5 5 v gate driver sink impedance (5) r sink 1 ? gate driver source impedance (5) r source 4 ? gate drive current sense trip threshold v sw 20 mv note: 5) guaranteed by design.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 4 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. pin functions pin # name description 1 sw switch output. 2 bst bootstrap. this capacitor is needed to dr ive the power switch?s gate above the supply voltage. it is connected between sw and bs pins to form a floating supply across the power switch driver. 3 vcc bg driver bias supply. decouple with a 1f ceramic capacitor. x7r or x5r grade dielectric ceramic capacitors are recommended for thei r stable temperature characteristics. 4 bg gate driver output. connect this pi n to the gate of the synchronous mosfet. 5 gnd ground. this pin is the voltage reference for the regulated output voltage. for this reason care must be taken in its layout. this node should be placed outside of the m2 to c1 ground path to prevent switching current spikes from inducing voltage noise into the part. 6 fb feedback. an external resistor divider from the output to gnd, tapped to the fb pin sets the output voltage. to prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the fb voltage is below 250mv. 7 en/sync on/off control and external frequency synchronization input. 8 in supply voltage. the mp8666 operates from a +4.5v to +21v unregulated input. c1 is needed to prevent large voltage spikes from appearing at the input.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 5 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. typical performanc e characteristics v in = 12v, v out = 2.5v, l = 2.2h, t a = +25oc, unless otherwise noted.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 6 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. typical performanc e characteristics (continued) v in = 12v, v out = 2.5v, l = 2.2h, t a = +25oc, unless otherwise noted. enabled supply current vs. input voltage 1100 1050 1000 950 900 0 5 10 15 20 25 input voltage (v) 55 50 45 40 35 30 case temperature ( o c) 12 34 6 5 output current (a) 100 10 1 0.1 output voltage (v) 0 5 10 15 20 25 input voltage (v) normalized output voltage(v) load current (a) case temperature vs. output current 10 8 6 4 2 0 peak current(a) 10 70 30 90 50 duty cycle (%) peak current vs. duty cycle operating range disabled supply current vs. input voltage 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 0 5 10 15 20 25 input voltage (v) v cc regulator line regulation (i cc = 10ma) 4.9 4.7 4.5 4.3 4.1 3.9 3.7 3.5 v cc (v) 45 4.5 5.5 6 6.5 7 input voltage (v) v in =12v v in =20v load regulation 1.002 1.001 1.000 0.999 0.998 0.997 0.996 0.995 normalized output voltage 579 13 19 11 15 17 21 i load =6a line regulation 1mhz 1.4mhz 600khz v fb_min d max limit 0.995 0.996 0.997 0.998 0.999 1 1.001 1.002 0123456 input voltage(v)
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 7 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. operation in en/sync fb sw vcc bg gnd bst regulator oscillator 600khz driver current sense amplifier error amplifier comp current limit comparator pwm comparator driver d1 regulator reference -- + -- + -- + s r r q q -- + 54pf 1pf v cc v cc figure 1?functional block diagram the mp8666 is a fixed frequency, synchronous, step-down switching regulator with an integrated high-side power mosfet and a gate driver for a low-side external mosfet. it achieves 6a continuous output current over a wide input supply range with excellent load and line regulation. it provides a single highly efficient solution with current mode control for fast loop response and easy compensation. the mp8666 operates in a fixed frequency, peak current control mode to regulate the output voltage. a pwm cycle is initiated by the internal clock. the integrated high-side power mosfet is turned on and remains on until its current reaches the value set by the comp voltage. when the power switch is off, it remains off until the next clock cycle starts. if, in 90% of one pwm period, the current in the power mosfet does not reach the comp set current value, the power mosfet will be forced to turn off. error amplifier the error amplifier compares the fb pin voltage with the internal 0.8v reference (ref) and outputs a current proportional to the difference between the two. this output current is then used to charge or discharge the internal compensation network to form the comp voltage, which is used to control the power mosfet current. the optimized internal compensation network minimizes the external component counts and simplifies the control loop design. internal regulator most of the internal circuitries are powered from the 5v internal regulator. this regulator takes the vin input and operates in the full vin range. when vin is greater than 5.0v, the output of the regulator is in full regulation. when vin is lower than 5.0v, the output decreases. since this internal regulator provides the bias current for the bottom gate driver that requires significant amount of current depending upon the external mosfet selection, a 1f ceramic capacitor for decoupling purpose is required.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 8 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. enable/synch control the mp8666 has a dedicated enable/synch control pin (en/sync). by pulling it high or low, the ic can be enabled and disabled by en. tie en to vin for automatic start up. to disable the part, en must be pulled low for at least 5s. the mp8666 can be synchronized to external clock range from 300khz up to 1.5mhz through the en/sync pin. the internal clock rising edge is synchronized to the external clock rising edge. under-voltage lockout (uvlo) under-voltage lockout (uvlo) is implemented to protect the chip from operating at insufficient supply voltage. the mp8666 uvlo comparator monitors the output voltage of the internal regulator, vcc. the uvlo rising threshold is about 4.0v while its falling threshold is a consistent 3.2v. internal soft-start the soft-start is implemented to prevent the converter output voltage from overshooting during startup. when the chip starts, the internal circuitry generates a soft-start voltage (ss) ramping up from 0v to 1.2v. when it is lower than the internal reference (ref), ss overrides ref so the error amplifier uses ss as the reference. when ss is higher than ref, ref regains control. over-current-protection and hiccup the mp8666 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. meanwhile, output voltage starts to drop until fb is below the under-voltage (uv) threshold, typically 30% below the reference. once a uv is triggered, the mp8666 enters hiccup mode to periodically restart the part. this protection mode is especially useful when the output is dead-short to ground. the average short circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. the mp8666 exits the hiccup mode once the over current condition is removed. thermal shutdown thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. when the silicon die temperature is higher than 150 c, it shuts down the whole chip. when the temperature is lower than its lower threshold, typically 140 c, the chip is enabled again. floating driver and bootstrap charging the floating power mosfet driver is powered by an external bootstrap capacitor. this floating driver has its own uvlo protection. this uvlo?s rising threshold is 2.2v with a hysteresis of 150mv. the bootstrap capacitor voltage is regulated internally by v in through d1, m3, c4, l1 and c2 (figure 2). if (v in -v sw ) is more than 5v, u2 will regulate m3 to maintain a 5v bst voltage across c4. -- + -- + v in 5v u2 d1 m3 bst sw c4 c2 l1 v out figure 2 ? internal bootstrap charging circuit startup and shutdown if both vin and en are higher than their appropriate thresholds, the chip starts. the reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. the regulator provides stable supply for the remaining circuitries. three events can shut down the chip: en low, vin low and thermal shutdown. in the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. the comp voltage and the internal supply rail are then pulled down. the floating driver is not subject to this shutdown command.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 9 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. application information the schematic on the front page shows a typical mp8666 application. the ic can provide up to 6a output current at a nominal output voltage of 3.3v. for proper thermal performance, the exposed pad of the device must be soldered down to the printed circuit board. setting the output voltage the external resistor divider is used to set the output voltage (see the schematic on front page). the feedback resistor r1 also sets the feedback loop bandwidth with the internal compensation capacitor (see figure 1). choose r1 to be around 40.2k ? for optimal transient response. r2 is then given by: out r1 r2 v 1 0.808v = ? table 1?resistor selection for common output voltages v out (v) r1 (k ? ) r2 (k ? ) 1.8 40.2 (1%) 32.4 (1%) 2.5 40.2 (1%) 19.1 (1%) 3.3 40.2 (1%) 13 (1%) 5 40.2 (1%) 7.68 (1%) selecting the inductor a 1h to 10h inductor with a dc current rating of at least 25% percent higher than the maximum load current is recommended for most applications. for highest efficiency, the inductor dc resistance should be less than 15m ? . for most designs, the inductance value can be derived from the following equation. osc l in out in out f i v ) v v ( v l ? = where i l is the inductor ripple current. choose inductor current to be approximately 30% of the maximum load current, 6a. the maximum inductor peak current is: 2 i i i l load ) max ( l + = under light load conditions below 100ma, larger inductance is recommended for improved efficiency. synchronous mosfet the external synchronous mosfet is used to supply current to the inductor when the internal high-side switch is off. it significantly reduces the power loss when compared against a schottky rectifier. table 2 lists example synchronous mosfets and manufacturers. table 2?synchronous mosfet selection guide part no. manufacture fds6670as fairchild irf7821 international rectifier am4874 analog power selecting the input capacitor the input capacitor (c1) reduces the surge current drawn from the input and the switching noise from the device. the input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from passing to the input. ceramic capacitors with x5r or x7r dielectrics are highly recommended because of their low esr and small temperature coefficients. for 6a output applications, a 22f capacitor is sufficient. selecting the output capacitor the output capacitor (c2) keeps output voltage small and ensures regulation loop stability. the output capacitor impedance should be low at the switching frequency. ceramic capacitors with x5r or x7r dielectrics are recommended.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver mp8666 rev. 1.21 www.monolithicpower.com 10 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. pcb layout guide pcb layout is very important to achieve stable operation. please follow these guidelines and take figure3 for references. 1) keep the path of switching current short and minimize the loop area formed by input cap, high-side and low-side mosfets. 2) keep the connection of low-side mosfet between sw pin and input power ground as short and wide as possible. 3) ensure all feedback connections are short and direct. place the feedback resistors and compensation components as close to the chip as possible. 4) route sw away from sensitive analog areas such as fb. 5) connect in, sw, and especially gnd respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. r3 lgate vcc bst sw in en fb c1 cb rb r1 c2 l1 pgnd 8 7 6 5 4 3 2 1 sgnd 8 76 5 4 3 2 1 gnd r2 c3 top layer sgnd bottom layer figure 3?pcb layout external bootstrap diode an external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external bst diode is: z duty cycle is high: d= in out v v >65% in these cases, an external bst diode is recommended from the output of the voltage regulator to bst pin, as shown in fig.4 mp8666 sw bst c l bst c out external bst diode in4148 vcc figure 4?add optional external bootstrap diode to enhance efficiency the recommended external bst diode is in4148, and the bst cap is 0.1~1f.
mp8666 ? 6a, 21v, 600khz step-down with synchronizable gate driver notice: the information in this document is subject to change wi thout notice. users should warra nt and guarantee that third party intellectual property rights are not infringed upon w hen integrating mps products into any application. mps will not assume any legal responsibility for any said applications. mp8666 rev. 1.21 www.monolithicpower.com 11 9/21/2011 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2011 mps. all rights reserved. package information soic8e (exposed pad) see detail "a" 0.0075(0.19) 0.0098(0.25) 0.050(1.27) bsc 0.013(0.33) 0.020(0.51) seating plane 0.000(0.00) 0.006(0.15) 0.051(1.30) 0.067(1.70) top view front view side view bottom view note: 1) control dimension is in inches. dimension in bracket is in millimeters. 2) package length does not include mold flash, protrusions or gate burrs. 3) package width does not include interlead flash or protrusions. 4) lead coplanarity (bottom of leads after forming) shall be 0.004" inches max. 5) drawing conforms to jedec ms-012, variation ba. 6) drawing is not to scale. 0.089(2.26) 0.101(2.56) 0.124(3.15) 0.136(3.45) recommended land pattern 0.213(5.40) 0.063(1.60) 0.050(1.27) 0.024(0.61) 0.103(2.62) 0.138(3.51) 0.150(3.80) 0.157(4.00) pin 1 id 0.189(4.80) 0.197(5.00) 0.228(5.80) 0.244(6.20) 14 85 0.016(0.41) 0.050(1.27) 0 o -8 o detail "a" 0.010(0.25) 0.020(0.50) x 45 o 0.010(0.25) bsc gauge plane

▲Up To Search▲

Price & Availability of MP8666DN

	To Download MP8666DN Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .